

FIG.2 PRIOR ART




FIG. 3A




FIG. 3B




FIG.4




FIG.6A

MUX INPUT PORT
= CHANNEL




FIG.6B

DEMUX OUTPUT
PORT




FIG.7




FIG.8




FIG. 9




FIG.10




FIG. 11




FIG.12





FIG.13








FIG. 16




FIG. 17




FIG. 18




FIG.19




FIG.20

